

Block Diagram

MSM8937 GPIO Configuration

GPIO_0	NC	GPIO_41	SCAM_ID	GPIO_82	FM_DATA
GPIO_1	NC	GPIO_42	ACCL_INT1_N	GPIO_83	BT_CTL
GPIO_2	NC	GPIO_43	ALSP_INT_N	GPIO_84	BT_DATA
GPIO_3	WDOG_DISABLE	GPIO_44	MAG_RST_N	GPIO_85	NC
GPIO_4	UART_MSM_TX	GPIO_45	NC	GPIO_86	NC
GPIO_5	UART_MSM_RX	GPIO_46	NC	GPIO_87	NC
GPIO_6	NC	GPIO_47	NC	GPIO_88	NC
GPIO_7	NC	GPIO_48	NC	GPIO_89	NC
GPIO_8	NC	GPIO_49	UIM_BATT_ALM	GPIO_90	NC
GPIO_9	NC	GPIO_50	NC	GPIO_91	KEY_VOL_UP_N
GPIO_10	TP_I2C_SDA	GPIO_51	UIM1_DATA	GPIO_92	NC
GPIO_11	TP_I2C_SCL	GPIO_52	UIM1_CLK	GPIO_93	NC
GPIO_12	NC	GPIO_53	UIM1_RESET	GPIO_94	NC
GPIO_13	NC	GPIO_54	NC	GPIO_95	NC
GPIO_14	SENSOR_I2C_SDA	GPIO_55	UIM2_DATA	GPIO_96	NC
GPIO_15	SENSOR_I2C_SCL	GPIO_56	UIM2_CLK	GPIO_97	NC
GPIO_16	NC	GPIO_57	UIM2_RESET	GPIO_98	NC
GPIO_17	NC	GPIO_58	NC	GPIO_99	NC
GPIO_18	NC	GPIO_59	NC	GPIO_100	RFFE1_CLK
GPIO_19	NC	GPIO_60	LCD_RST_N	GPIO_101	RFFE1_DATA
GPIO_20	ACC_SPI_MOSI	GPIO_61	LCD_ID	GPIO_102	NC
GPIO_21	ACC_SPI_MISO	GPIO_62	NC	GPIO_103	NC
GPIO_22	ACC_SPI_CS	GPIO_63	APP_BOOT_FROM_ROM	GPIO_104	NC
GPIO_23	ACC_SPI_CLK	GPIO_64	TP_RST_N	GPIO_105	GRFC1_SEL
GPIO_24	LCD_TE0	GPIO_65	TP_INT_N	GPIO_106	NC
GPIO_25	NC	GPIO_66	GP_PDM_A0	GPIO_107	GRFC3_SEL
GPIO_26	CAM_MCLK0	GPIO_67	SDCARD_DET_N	GPIO_108	NC
GPIO_27	NC	GPIO_68	NC	GPIO_109	GRFC5_SEL
GPIO_28	CAM_MCLK2	GPIO_69	CDC_PDM_CLK	GPIO_110	GRFC6_SEL
GPIO_29	CAM_I2C_SDA0	GPIO_70	CDC_PDM_SYNC	GPIO_111	GRFC7_SEL
GPIO_30	CAM_I2C_SCL0	GPIO_71	CDC_PDM_TX	GPIO_112	GRFC8_SEL
GPIO_31	NC	GPIO_72	CDC_PDM_RX0	GPIO_113	GRFC9_SEL
GPIO_32	NC	GPIO_73	CDC_PDM_RX1	GPIO_114	GRFC10_SEL
GPIO_33	NC	GPIO_74	CDC_PDM_RX2	GPIO_115	GRFC11_SEL
GPIO_34	FLASH_STROBE_NOW	GPIO_75	BT_SSB1	GPIO_116	GRFC12_SEL
GPIO_35	MCAM1_PWDN	GPIO_76	WL_CMD_DATA_2	GPIO_117	NC
GPIO_36	NC	GPIO_77	WL_CMD_DATA_1	GPIO_118	EXT_GPS_LNA_EN
GPIO_37	FORCE_USB_BOOT	GPIO_78	WL_CMD_DATA_0	GPIO_119	CH0_GSM_TX_PHASE_D0
GPIO_38	NC	GPIO_79	WL_CMD_SET	GPIO_120	RFFE5_CLK
GPIO_39	SCAM_PWDN	GPIO_80	WL_CMD_CLK	GPIO_121	RFFE5_DATA
GPIO_40	SCAM_RST_N	GPIO_81	FM_SSB1	GPIO_122	NC

GPIO_123	NC
GPIO_124	NC
GPIO_125	NC
GPIO_126	NC
GPIO_127	NC
GPIO_128	NC
GPIO_129	NC
GPIO_130	NC
GPIO_131	NC
GPIO_132	NC
GPIO_133	NC

PMI8937 MPP Configuration





MPP_1	NC
MPP_2	GREEN_LED
MPP_4	FLASH_STROBE_NOW

PM8937 GPIO/MPP Configuration

GPIO_1	NC	MPP_1	VDD_PX_BIAS_MPP_1
GPIO_2	SDCARD_DET_N	MPP_2	NC
GPIO_3	UIM_BATT_ALM	MPP_3	VREF_DAC_MPP_3
GPIO_4	NC	MPP_4	QUIET_THERM
GPIO_5	NC		
GPIO_6	NC		
GPIO_7	NC		
GPIO_8	NC		

GPIO MAP

Title		
Sheet		Rev
Size	Name	
Date:		Sheet of




PMI8937 CHARGER




tamiraat.com منبع مقاله

Note:
XO GND should connect to XOADC_GND pin using thin trace, then via to main ground plane under the XO_THERM cap ground




Note:
Reserve placeholder C0705 for BBCLK signal quality
Place R0701 C0705 near PM8937


Note
GND_REF MUST connect directly to C0703 and then to main GND with a dedicated via.
GND_X0 and GND_RF MUST connect directly to C0920 and C0921 respectively and then connect to main GND with dedicated via.




NTC0601 placement Ref to 80-VU794-17
Away from heat devices, such as MSM PMU Charger




Note:
Only even MPP's can be configured as current sinks and odd MPP's as analog output buffers.



PM8937 Control and MPP/Clock




PM8937 Buck converter



Note
Star routing to each VIN group

PSEUDO CAPLESS LDOs
 L4*, L6, L8*, L9*, L10, L11*, L12, L14, L15, L17*, L18, L22, L23
 L4*, L8*, L9*, L11*, L17*, still need validation as Pseudo-capless
 L5, L7, L13, L16 have internal PMIC Loads and require local CAPS.

PM8937 LDO circuits




PM8937 Codec

QUALCOMM Technologies, Inc.
3891 La Jolla Village Drive
San Diego, CA 92121-1714
U.S.A.

Title	
Sheet	Rev
Size	Name
Date:	Sheet of

Note: WCSS_XO signal required only for 5CHIZ.
When using WCN3615 connect pin BD13 to GND.




L1101 (NPL1108SS) (MKT)
IND-MULTI-LAYER 2.2uL, +/-20% 750MA 0603

Note: MIF1_DS1 can be configured as DCDC or LDO mode.
When configured as LDO mode, pin AF9 should be left floating and L1101 should be DNI.


DC-DC mode "C" For better power ~3 mA lower

MSM8937 Control





MSM8937 EB1

Note: Asterisks (*) indicate modem power management (MPM) wake-up pins





Note: Do not have pull-ups on the following GPIOs unless intend for boot or secure-boot related configurations:
GPIO_91, 107, 109

I2C PULL-UP RESISTORS



Note: Ensure SW sets these GPIOs (Sensor, CTP and Camera I2C bus) to inout pull down when the peripherals are powered off to eliminate leakage.



Depth CAMERAS



GPIO	BOOT_CONFIG
GPIO_3	BOOT_CONFIG[0]/WDOG_DISABLE
GPIO_111	BOOT_CONFIG[1]
GPIO_112	BOOT_CONFIG[2]
GPIO_88	BOOT_CONFIG[3]

BOOT_CONFIG[3:1]	BOOT_CONFIG
0b000	SDC1 -> SDC2 -> USB2.0
0b010	SDC1
0b100	SDC2 -> SDC1

Default Boot Config (0b000) is SDC1(eMMC)

MSM8937 GPIO






Note: If best EMI practices are followed for MIPI CSI/DSI signals, there is no need for common mode choke filters. You may choose to have placeholders for common mode depending upon your design constraints. Extreme care must be taken that no stubs are created by doing so.

- Note1
- 1) Unused BBRX_IQ lines can be NC
 - 2) Unused TX_DAC0_IQ, TX_DAC_IREF and TX_DAC_VREF need to be GND




MSM8937 MIPI and RF Control

<p>QUALCOMM Technologies, Inc. 3800 La Jolla Village Drive San Diego, CA 92121-1714 U.S.A.</p>	
<p>Title</p>	
<p>Sheet</p>	<p>Rev</p>
<p>Date:</p>	<p>Sheet of</p>




MSM8937 POWER1




Note:
 HTR1601 are used to help show that the sense Bulk caps C1661/C1650/C1631 are close to the MSM and the sense line feeding back to the PMIC should be placed after the caps.

Power for secure digital calibration delay circuits


U1101-L




U1101-J




U1101-K



MSM8937 GND




	MICROHYNIX	SAMSUNG
U1501.G3	ZQ1	NC
U1501.A7	RFU	RCLK




Note: Pull-up resistors on SDC1_DATA are PCB and eMMC vender dependent

MEMORY:LPDDR3+EMMC



M-MIC+USB+RGB+SPK




RGB





I2C Address	
Write	8B0x8A
Read	8B0x8B

Power on sequence: can be applied in any order


USB/SUB BOARD CONNECTOR





close to SPK




SECONDARY MIC/RECEIVER



Note: Ferrite beads and their corresponding bypass capacitors on CDC_HPH_L, CDC_HPH_R and CDC_HPH_REF are needed to reduce noise generated by audio/FM concurrency







IN=0, COM Connected to NC;
IN=1, COM Connected to NO;



EARPHONE



QUALCOMM Technologies, Inc. 3800 La Jolla Village Drive San Diego, CA 92121-1714 U.S.A.		
Title		
Sheet	Rev	Date
1		




Note: If best EMI practices are followed for MIPI CSI/DSI signals, there is no need for common mode choke filters. You may choose to have placeholders for common mode depending upon your design constraints. Extreme care must be taken that no stubs are created by doing so.

LCD interface and backlight

1	DGND	
2	MCP	
3	MCN	
4	DGND	
5	MDP0	
6	MDN0	
7	DGND	
8	MDP1	
9	MDN1	
10	DGND	
11	AVDD	2.8V
12	AGND	
13	DGND	
14	DGND	
15	DVDD	1.2V
16	DGND	
17	DOVDD	1.8V
18	DGND	
19	SDA	
20	SCL	
21	RESET	
22	DGND	
23	MCLK	
24	DGND	

FRONT_camera


0511 update conector



Main Camera / Sub Camera share power domain design should double check the voltage level is compatible

PIN		
1	MCLK	
2	DGND	
3	MDP0	
4	MDN0	
5	DGND	
6	MDN1	
7	MDP1	
8	DGND	
9	MCN	
10	MCP	
11	DGND	
12	AF_Power	2.8V
13	AF_GND	
14	AVDD	2.8V
15	AGND	
16	DVDD	1.2V
17	DOVDD	1.8V
18	DGND	
19	SIO_C	
20	SIO_D	
21	RESET	
22	VPP	NC
23	AF_EN	NC
24	DGND	
25	MDP3	
26	MDN3	
27	DGND	
28	MDN2	
29	MDP2	
30	DGND	


0711 update conector




Main Camera

Rear Camera: 8Mp
Module: OV8865
Sensor: OV8865
Power on sequence: L6(DOVDD) must before L17(AVDD)





I2C Address	
Write	0x6C
Read	0x6D





FLASH LED DRIVER






Main/Slave Camera and Flash







SD CARD




NOTE:
 For internal version ONLY use J2601:
 R2603/R2610/R2613/R2604 can be 0_Ω, R2611/R2612/R2614/R2615 can be NF,
 R1301 can be 0_Ω, Q2601 NF; R1302 NF
 For India version:
 R2611/R2612/R2614/R2615 can be 0_Ω, R2603/R2610/R2613/R2604 can be NF.
 Q2601 mount; R1301 NF; R1302 100K




For internal version, R2603/R2610/R2613/R2604 can be 0_Ω, R2611/R2612/R2614/R2615 can be NF,
 For India version, R2611/R2612/R2614/R2615 can be 0_Ω, R2603/R2610/R2613/R2604 can be NF.

SIM/TF card


Signal	Description
KEY_VOL_UP_N	Volume Up
PM_RESIN_N1	Volume Down
KYPD_PWR_N1	POWER_ON
PM_RESIN_N1 + KYPD_PWR_N1	Hardware Reset




Keypad/LED/Status indicator



Test Point




PCBA AUTOMATIC TEST point




JTAG CONNECTOR



Test Point/Shields



Note:RX ports have DC at the pin,
so it need DC block,please make sure
there is no DC short to other voltages and GND



WTR 2955



Band7

Band40

Band1

Band3

Band4

Band34_39

Band2

Band20

Band8

Band5


Band41

PRX_B40B41


HB_IN

MB_IN

LB_IN



Title		
Sheet	Name	
Size	Rev	Date
1		Sheet of




GSM_HB


2G3G4G_LB

B5_B8_B20


Band1




Band4




Band2




PRX_B34_B39




Band3




Band5




Band7




Band8



Band20




Band4041




Note: The matching need close to WTR, RX ports have DC at the pin, so it need DC block,

Title	
Sheet	Rev
Size	Name
Disc:	Sheet of




Band1_4




WTR0_DRX_MB3

Band8




WTR0_DRX_LB3

Band20




WTR0_DRX_LB2

Band40




WTR0_DRX_HB1

Band5



WTR0_DRX_LB1

Band3439




Band34

WTR0_DRX_MB1


Band39

Band3




WTR0_DRX_MB2

Band7




WTR0_DRX_HB2

Band41



Note: The matching need close to WTR, RX ports have DC at the pin, so it need DC block,





SPDT



Note: Use a single low impedance power plane/fill VPA for all ET PA VCC1/VCC2.

Refer to 80-NA681-91 rev.B or later revisions for more layout details.


WCN



QUALCOMM Incorporated
75 Morehouse Drive
San Diego, CA 92121-1714
U.S.A.

Title		Sheet
Size	Name	Rev
Date	Sheet	of

GPS



GPS